Validation of state machine specifications
https://doi.org/10.17586/2226-1494-2023-23-2-436-438
Abstract
The paper presents a new view on the quality assurance of state machine programs. Instead of the term “verification of state machine programs”, it is proposed to use the terms “verification of state machine models” and “validation of state machine specifications”. The first of which is applicable in the presence of a formal specification, and the second — in its absence, which is more typical for practice. This allows a more meaningful approach to understanding how to ensure the quality of state machine programs.
About the Author
A. A. Shalyto
ITMO University
Russian Federation
Russian Federation
Anatoly A. Shalyto — D.Sc., Full Professor, Chief Researcher
Saint Petersburg, 197101
sc 56131789500
References
1. Ka rpov Iu.G. Model Checking. Verification of Parallel and Distributed Software Systems. St. Petersburg, BHV Petersburg Publ., 2010, 560 p. (in Russian)
2. Yankin Y.Y., Shalyto A.A. A method of finite-state machine realization in electric motor drives control. Information and Control Systems, 2011, no. 1, pp. 50–56. (in Russian)
3. Velder S.E., Lukin M.A., Shalyto A.A., Iaminov B.R. Verification of Automata-Based Programs. St. Petersburg, Nauka Publ., 2011, 244 p. (in Russian)
4. Kuzmin E.V., Sokolov V.A. Modeling, specification, and verification of automaton programs. Programming and Computer Software, 2008, vol. 34, no. 1, pp. 27–43. https://doi.org/10.1134/s0361768808010040
5. Shalyto A.A. Logical Control: Methods for Hardware and Software Implementation of Algorithms. St. Petersburg, Nauka Publ., 2000, 789 p. (in Russian)
Review
For citations:
Shalyto A.A. Validation of state machine specifications. Scientific and Technical Journal of Information Technologies, Mechanics and Optics. 2023;23(2):436-438. (In Russ.) https://doi.org/10.17586/2226-1494-2023-23-2-436-438
Views:
7
Email this article 